Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Zaměstnat Verilog / VHDL Designers

Filtrovat

Moje poslední hledání
Třídit podle:
Rozpočet
pro
pro
pro
Typ
Dovednosti
Jazyky
    Stav zakázky
    17 zakázek nalezeno, ceny v EUR
    Design a circuit 6 dní left

    A circuit in Logisim for the simple coffee vending machine with the following details in the attached doc.

    €84 (Avg Bid)
    €84 Průměr. nabídka
    2 nabídky

    All details are in the file attached, simple AMPL Solution required.

    €179 (Avg Bid)
    €179 Průměr. nabídka
    3 nabídky

    Design a circuit in Logisim for the following simple vending coffee machine: It accepts only coins of the nominal 10 coin and 50 coin . There are two types of coffee, costing: 120 coin and 50 coin. You can order a coffee only when there is enough money (use LED to indicate that you can order one or another type). Once you order, all the money is used without returning any.

    €31 (Avg Bid)
    €31 Průměr. nabídka
    5 nabídky

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    €169 (Avg Bid)
    €169 Průměr. nabídka
    4 nabídky
    €36 Průměr. nabídka
    1 nabídky

    VHDL implemented in altera de2 board

    €358 (Avg Bid)
    €358 Průměr. nabídka
    3 nabídky

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    €9 (Avg Bid)
    €9 Průměr. nabídka
    1 nabídky

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    €22 (Avg Bid)
    €22 Průměr. nabídka
    4 nabídky
    FPGA, VDHL coding 5 dní left
    OVĚŘENÉ

    Please contact me if you expert In FPGA, VDHL coding

    €152 (Avg Bid)
    €152 Průměr. nabídka
    10 nabídky

    The project has a few basic functions. 1. maintain a specific temperature 2. fire a signal to a solenoid valve in particular (adjustable) intervals. other basic functions like on off etc

    €164 (Avg Bid)
    €164 Průměr. nabídka
    38 nabídky

    Verilog simulation of two action-reaction processes

    €26 (Avg Bid)
    €26 Průměr. nabídka
    4 nabídky

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    €128 (Avg Bid)
    €128 Průměr. nabídka
    7 nabídky

    Design adc data decoding module. (vivado 2018.2) Input: FCLK,DCLK,DATA_0~DATA_15.(all input signals are LVDS) Output: CLKOUT, DOUT_0 [15:0] ~ DOUT_31 [15:0]. One data path contains two adc signals. The two adc signals are distinguished by FCLK level. I need to decode the adc data into 16-bit wide data and output a total of 32 channels of adc data. The input waveform is shown in the figure. The dif...

    €188 (Avg Bid)
    €188 Průměr. nabídka
    7 nabídky

    Vhdl is needed

    €23 (Avg Bid)
    €23 Průměr. nabídka
    5 nabídky

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    €447 (Avg Bid)
    €447 Průměr. nabídka
    14 nabídky
    Diseño FPGAs en VHDL 21 hodiny left
    OVĚŘENÉ

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas.

    €29 (Avg Bid)
    €29 Průměr. nabídka
    1 nabídky

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    €19 (Avg Bid)
    €19 Průměr. nabídka
    7 nabídky