Very-large-scale integration (VLSI) Práce a soutěže

Crowdsourcujte práci za váš podnik na Freelancer. Poskytujeme služby více než 28.1 milionů zkušených freelancerů z celého světa.

Naši freelanceři disponují neomezeným množstvím dovedností. Mezi ně patří: navrhování log, grafické návrhy, navrhování webových stránek, technická podpora, průzkum trhu, sazba, překlady a zadávání dat (a mnohem více).

Freelancery můžete zaměstnat již od $30 USD - projekty bývají dokončeny v průměru za $200 USD. Ať už potřebujete proniknout na jakýkoli trh, zde najdete freelancery z celého světa, kteří jsou připraveni s vámi spolupracovat a pomoci vašemu podnikání překonat hranice všednosti.

Pro začátek Zadejte projekt nyní nebo Najměte top freelancery.

Zaregistrujte se a začněte vydělávat
Založte si účet a začněte vydělávat. Jste a VLSI Engineer? I vy si můžete vydělávat prací na těchto projektech!

Hledejte práci na Freelancer.com

Projekt/Soutěž Popis Nabídky/Návrhy Dovednosti Zahájeno Končí Cena EUR
translate C++ code in systemc. translate c++ code in systemc and implement constrained random verification methodology. 4 Programování v C, Verilog / VHDL, Softwarová architektura, C++ programování , Very-large-scale integration (VLSI) Apr 19, 2018 Apr 19, 20181d 2h €22
build a software translate c++ code in systemc. and implement constrained random varification methodology. 2 Verilog / VHDL, Softwarová architektura, C++ programování , Very-large-scale integration (VLSI) Apr 19, 2018 Apr 19, 20181d 1h €35
(1) Researcher, Study on IDE hello how are you see below text if there are available, find the best tell me at least 1 prominent and 1 complimentary alternative spare the second source which group of two is the best Flow Method IDE ( for below ) ======================= Task#01: research for IOT IDE, ... 6 Elektronika, Výzkum, Verilog / VHDL, Průzkum webu, Very-large-scale integration (VLSI) Mar 10, 2018 Mar 10, 2018Ukončeno €24
Researcher, Study on IDE hello how are you see below text if there are available, find the best tell me at least 1 prominent and 1 complimentary alternative spare the second source which group of two is the best Flow Method IDE ( for below ) ======================= Task#01: research for IOT IDE, ... 3 Elektronika, Výzkum, Verilog / VHDL, Průzkum webu, Very-large-scale integration (VLSI) Feb 26, 2018 Feb 26, 2018Ukončeno €16
Multiplier Cell Desigen for Multiple Applications Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections. 6 Elektronika, Psaní hlášení, Elektrotechnika, Circuit Design, Very-large-scale integration (VLSI) Dec 16, 2017 Dec 16, 2017Ukončeno €17
MULTIPLIER CELL DESIGN Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections. 4 Elektronika, Psaní hlášení, Elektronické formuláře, Article Writing, Very-large-scale integration (VLSI) Dec 12, 2017 Dec 12, 2017Ukončeno €18
CMOS VLSI and should be done on virtuoso Cadence c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS. 5 CAD/CAM, Elektrotechnika, Circuit Design, Very-large-scale integration (VLSI) Nov 27, 2017 Nov 27, 2017Ukončeno €454
UVM verification of memory controller - open to bidding Need someone to verify a memory controller using UVM environment. CAN bus is used as a memory cycle initiator and write/read burst transactions need to be verified. 5 Perl, Verilog / VHDL, Shell Script, FPGA, Very-large-scale integration (VLSI) Nov 21, 2017 Nov 21, 2017Ukončeno €307
Design OTA in 180nm in Cadence Virtuoso I want to design OTA in Cadence vituoso with 180 nm Technology and some other specification 2 Elektronika, Verilog / VHDL, Very-large-scale integration (VLSI) Nov 13, 2017 Nov 13, 2017Ukončeno €184
DMDG mosfet In this project numerically simulated Dual material Double gate MOSFETs structure through ATLAS device simulator. Analysis and comparative study of the electrical characteristics of DMDG MOSFETs with that of conventional SOI MOSFETs has been done. DMDG MOSFETs has become a important part of VLSI research. An analytical model is developed using ATLAS simulator to analyze short channel effects (SCE)... 0 Very-large-scale integration (VLSI) Nov 6, 2017 Nov 6, 2017Ukončeno -
INTEGRATION API Expert to join TEAM Looking for an expert to join my team with expert level integration REST api and ETL experience. Not looking for " I am so F****ng experience, 4 years, I know life, I know it all" type of people. Those can go "F****" themselves. Looking for Qualities below: 1) Honest 2) Driven to be a part of something awesome 3) Self-starter 4) Ability to work fast, dynamic and creative.... 5 Sběr dat z webových stránek, PeopleSoft, Very-large-scale integration (VLSI), Data Extraction, API Oct 22, 2017 Oct 22, 2017Ukončeno €22
VLSI PROJECTS FIND THE ATTACHED IEEE [url odstraněn, pro zobrazení se přihlaste] REQUIREMENTS 4 Verilog / VHDL, FPGA, Very-large-scale integration (VLSI) Oct 11, 2017 Oct 11, 2017Ukončeno €70
assembles with technical projects Future technologies will allow the integration of hundreds of billions of transistors on a single chip allowing the fabrication of chips with hundreds of processing cores. So, IC designers should focus on the communication between these cores in order to meet the design requirements in terms of speed, area, power consumption, and time to market constraints. Using conventional parallel buses to tra... 2 Programování v C, Elektronika, Verilog / VHDL, Vestavěný software, Very-large-scale integration (VLSI) Oct 4, 2017 Oct 4, 2017Ukončeno €350
Transistor modelling Project objectives : This research includes the development of the strong, robust transistor model which will best suitable for the microwave amplifier application. This model can be used to get some linear and nonlinear measurements, which consists of design, development and circuit analysis of HEMT based FET model and also states the experimental result of existing models. Using AWR microwa... 0 Verilog / VHDL, Very-large-scale integration (VLSI) Sep 8, 2017 Sep 8, 2017Ukončeno -
Showing 1 to 14 of 14 entries
« 1 »