Find Jobs
Hire Freelancers

FPGA based clock debouncer cum digital filter

$10-50 USD

Zavřený
Zveřejněno skoro před 4 roky

$10-50 USD

Zaplaceno při doručení
Hi, This project has a digital input and digital output. You need to design and program a FPGA for filtering the digital input and give to digital output. Get Input signal --> debounce logic --> send to output Input range (0Hz .. 1MHz) --> Output 0Hz --> 350KHz 1) when the input is on for more than 2ns , turn on the output 2) if input is off for 5ns, turn off the output 3) Output min +ve pulse width should be 70us on time 4) Output min -ve pulse width should be 200us on time 5) when the input freq > 350kHz, output shall be divided with appropriate factor and shall not go beyond 350kHz. 6) Through put delay not more than 2ns Pls send your proposal during your bid. More projects to come !!
IČ projektu: 24752708

O projektu

11 nabídky
Vzdálený projekt
Aktivní před 4 roky

Chcete si vydělat nějaké peníze?

Výhody podávání nabídek na Freelancer

Stanovte si rozpočet a časový rámec
Získejte za svou práci zaplaceno
Načrtněte svůj návrh
Registrace a podávání nabídek je zdarma
11 freelanceři nabízejí v průměru $50 USD za tuto práci
Avatar uživatele
Dear sir I have more than 10 years experience in FPGA design, i can do the debouncer with test benches and with all the requirments , I have already worked on similar problem to remove noise from a digital clock signal. please message me so that we can discuss
$130 USD v 1 dni
4,9 (508 recenze)
8,1
8,1
Avatar uživatele
I am an EE engineer. I have lots of experience designing circuitry in both digital and analog circuits and in programming field worked with Xilinx and Altera FPGA boards writing VHDL and embedded C for NIOS II (field of interest). I have a background in digital design. I also worked with microcontrollers such as MSP430, Arduino, PIC, etc with both Assembly and C language . ABOUT YOUR PROJECT, I have done lots of similar projects before and can handle your project easily. We can discuss it more over chat. Regards,
$40 USD v 3 dnech
5,0 (48 recenze)
6,3
6,3
Avatar uživatele
Hi, There are some confusing statements in the description. What do you mean be throughput delay? Do you mean input to output delay? You told to have output limited to 350khz however on time and off time are 70us and 200us. So maximum frequencycan be around 4khz only not 350khz. Please clarify the questions to proceed further. Regards, chhanda
$50 USD v 2 dnech
5,0 (19 recenze)
5,1
5,1
Avatar uživatele
Greetings to the team. We have seen your requirement is that you need to implement a denounce logic for the digital input. And the debounced digital input need to send out. We are expert in VHDL implementation. So I can do this job with the details. I got that you’re input has both positive and negative. So surely your input is not a single bit input. What is your input bit length? And What is the divider factor when the input frequency is more than 350Khz? We have enough experience in MATLAB as well as digital design and development. We have been working With this for last 5years time. I can develop this in a efficient way with the required number of bits. We have worked in major signal processing algorithm both in MATLAB simulink and Xilinx VHDL. We have 8Years of experience in FPGA digital design area with MATLAB and System generator. We have complete knowledge in implementation with VHDL and MATLAB script. We are expertise in MATLAB, ISE and VIVADO. We have knowledge in implementing high speed data converter interface, Digital Signal Processing, Data Handling and so on. We will assure you that we can do the job in an efficient way. We hope that we will expect a positive reply from you. The quote and timeline whatever we have provided is just for a sake since we don’t have clarity on the exact requirement. We will do it with cheaper price. Believe on us that We can do it in a better way. Thanks and Regards Power Clusters
$35 USD v 2 dnech
5,0 (24 recenze)
4,8
4,8
Avatar uživatele
Hi, I have more than three years of experience with FPGAs. I can write verilog/vhdl/SystemVerilog code with test benches to match the denounce functionality as requested. I have already worked on denouncing projects. please contact me for more details. thanks
$100 USD v 1 dni
4,6 (24 recenze)
4,3
4,3
Avatar uživatele
I am an Electrical Engineer with a masters degree I have high proficiency in Electrical Engineering, HVAC, LTE system model, Thermal system design, FPGA, Verilog / VHDL, Matlab/ Simulink, Microcontroller, Modeling, optimization, simulation of building energy systems: PCB Layout, Arduino and have been working on Industrial Automatics and Electronics. My fields of interest are Schematic design, Prototyping, PCB Design, Development of Electronic systems, Firmware and Software development. I would love to discuss this project with you and meet your exact requirements. I am confident I can provide you with top-notch materials that will fit your needs. Once you share the project, I will have a look & confirm if I can do it. I’m honest, creative and a unique person to acarry out your tasks given to me. Leaving your project with me is a privilege; I will make sure that the project is done in a perfect way and do my very best until you are satisfied. I pride my work on being professional, of the highest quality and always delivered on time. Thanks in anticipation
$30 USD v 1 dni
4,8 (4 recenze)
3,6
3,6
Avatar uživatele
Here is an electrical engineer and have great command in digital system design and fpga programming and can solve your project easily. kindly inbox me for further
$25 USD v 1 dni
0,0 (0 recenze)
0,0
0,0
Avatar uživatele
Hi, we are professionals that have been working on FPGA based embedded systems , our previous works include defense systems, we are more than capable of finishing the project for you , and are available for discussion regarding this project. looking forward to working with you. We would especially like to know more about the input signal for which this signal will be designed.
$30 USD v 7 dnech
0,0 (0 recenze)
0,0
0,0
Avatar uživatele
I have experience to create an digital project with FPGA for 3 years. i have finished my project to create an digital comunnication with visible light communication.
$52 USD v 3 dnech
0,0 (0 recenze)
0,0
0,0
Avatar uživatele
Hi, I have 28 years of R&D experience in hardware and Firmware design. I have worked with several Processors, microcontrollers and FPGAs'. I have been working with FPGA designs in verilog since 21 years. Currently I am working on 2 projects based on Spartan6 and Kintex7 both of which are for Displays.
$30 USD v 21 dnech
0,0 (0 recenze)
0,0
0,0

O klientovi

Pochází z INDIA
Bangalore, India
5,0
3
Ověřená platební metoda
Členem od pro 18, 2012

Ověření klienta

Díky! Poslali jsme vám e-mailem odkaz pro získání kreditu zdarma.
Při odesílání e-mailu se něco pokazilo. Zkuste to prosím znovu.
Registrovaných uživatelů Zveřejněných projektů
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Načítání náhledu
Bylo uděleno povolení ke geolokaci.
Vaše doba přihlášení vypršela a byli jste odhlášeni. Přihlaste se znovu.