CPLD converter, dual I2S codecs to TDM

$30-250 USD

Dokončeno

Zveřejněno

přibližně před 4 roky

$30-250 USD

Zaplaceno při doručení

The project's goal is to have two I2S codecs, both at the same samplerate, selectable 48/96/192KHz, connected to a CPLD and the CPLD to provide a TDM protocol for connection to a MCU. Codecs will have 48/96/192KHz, stereo, 32bits sample depth and will work at I2S protocol. Codecs will perform both capture and playback concurrently. The TDM protocol should have 4 slots for channels. Some points that need to be taken into consideration in order to better understand the requirements: 1. the freelancer must have good kowledge of audio TDM and I2S protocols. 2. The freelancer should decide what CPLD is most appropriate and cost beneficial to the task, CPLD has to be a member of Intel/Altera MAX V CPLD. 3. The freelancer will provide appropriate testbech to verify the proper behaviour of the design with written instructions on how to perform the tests. 4. The freelancer should provide all the sources and the complete Quartus project.

Electronics

Electrical Engineering

Microcontroller

Verilog / VHDL

FPGA

IČ projektu: 24754472

O projektu

3 nabídky

Vzdálený projekt

Aktivní před 4 roky

Chcete si vydělat nějaké peníze?

E-mailová adresa

Výhody podávání nabídek na Freelancer

Stanovte si rozpočet a časový rámec

Získejte za svou práci zaplaceno

Načrtněte svůj návrh

Registrace a podávání nabídek je zdarma

Uděleno:

@mastor31

Hi, I have good knowledge I2S, Audio TDM/PCM signal. I have extensive experience in hdl coding in Max V CPLDs of Intel. Please ping me to discuss further. Regards, Chhanda

$150 USD v 3 dnech

5,0

(19 recenze)

5,1

3 freelanceři nabízejí v průměru $172 USD za tuto práci

@ahmedmohamed85

Dear sir I have more than 10 years experience in FPGA and CPLD design and i have experience in working with intel MAX family, I can do the required design and provide the test benches, please message me so that we can discuss

$167 USD v 7 dnech

4,9

(508 recenze)

8,1

@majidabdi

I am an EE engineer. I have lots of experience designing circuitry in both digital and analog circuits and in programming field worked with Xilinx and Altera FPGA boards writing VHDL and embedded C for NIOS II (field of interest). I have a background in digital design. I also worked with microcontrollers such as MSP430, Arduino, PIC, etc with both Assembly and C language . ABOUT YOUR PROJECT, as this is a VHDL code I will always testbench my codes before sending it to my clients you may want to get your output from GPIOs (PIO in Altera family fpgas) or the available output on the board which is a place of discussion. All the protocols like UART, I2C or in your case I2S does follow pretty the same principle which is the sending or receiving with acknowledgements in between. I have done lots of similar projects before and can handle your project easily. We can discuss it more over chat. Regards,

$200 USD v 10 dnech