CPLD Design for custom SPI to Parallel interface

CPLD design (preferably for Xilinx XC2C64A) to implement a SPI to custom IF (serial to 8-bit parallel with differential clock and read strobe).