Design me a Product

$250-750 USD

Zrušeno

Zveřejněno

skoro před 10 roky

$250-750 USD

Zaplaceno při doručení

Generate System Verilog UVM testbench and HTML tables from XLS describing register description of a IP Skills needed - Hardware design, SystemVerilog, UVM, Python, HTML

Electronics

Python

Verilog / VHDL

IČ projektu: 6097864

O projektu

3 nabídky

Vzdálený projekt

Aktivní před 10 roky

Chcete si vydělat nějaké peníze?

E-mailová adresa

Výhody podávání nabídek na Freelancer

Stanovte si rozpočet a časový rámec

Získejte za svou práci zaplaceno

Načrtněte svůj návrh

Registrace a podávání nabídek je zdarma

3 freelanceři nabízejí v průměru $574 USD za tuto práci

@hemangvp

i have work exp on SystemVerilog and OVM based TB development. Also know Perl and C++ . Have experience on Hardware Logic design knowledge too.

$444 USD v 10 dnech

0,0

(0 recenze)

0,0

@shobhitkapoor

Hi I have seen your requirement and sounds very interesting to me and basically belongs to my skill set i.e. which is UVM and SystemVerilog , I have 10+ years of Design and Verification Experience and worked for top notch Chip and EDA Companies , Basically I understand of generating concept of UVM Testbench but are you expecting the Test-bench should be generic which can written for any IP ? or you want to right for specific IP only ? I would prefer to write product in perl , even I wrote personal template generator & code generator for my personal usage. it is possible to write basic read/write based auto generated test bench , it would be great if you send me your idea in blocks what exactly you want to generate from register description ? please provide some more details about work Thanks Shobhit K.

$722 USD v 60 dnech